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Abstract-This article presents a fully on-chip low-power low
drop-out (LDO) voltage regulator dedicated to remotely powered
wireless cortical implants. This regulator is stable over the full
range of alternating current without the need of dedicated active
circuitry and increase in ground current. A new compensation
technique is proposed to improve PSRR beyond the performance
which can be achieved by regular cascode compensation
technique. Measurement results show that the regulator has a
load regulation of 0.175V/A, a line regulation of 0.024%, and a
PSRR of 37dB at IMHz power carrier frequency. The output of
the regulator settles within Ifl-bit accuracy of the nominal voltage
(1.8V) within 1.6p.ts, at full load transition. The output spot noise
at 100Hz and 100kHz are l.lp.tV/sqrt (Hz) and 390nV/sqrt (Hz),
respectively. The total ground current including the bandgap
reference circuit is 28p.tA and the active chip area measures
290p.tm x360p.tm in 0.18p.tm CMOS technology.
Keywords- Cortical implants, Inductive Power Coupling, LDO
Voltage Regulator, PSRR
1. INTRODUCTION
Minimally invasive monitoring of the electrical activity of
specific brain areas using implantable microsystems offers the
promise of diagnosing brain diseases, as well as detecting and
identifying neural patterns which are specific to some
behavioral phenomena [1].
Fig. 1 shows the block diagram of the wireless brain data
acquisition system. This system is composed of two main parts,
the external reader and the implanted system. The external
reader sends power and control information to the implant,
whereas the implanted device records the neural activity of a
specific area of the brain and sends recorded data back to the
external system. The far field controller located in the external
module communicates with a host computer or health center
for chronical monitoring. The implantable IC includes a power
conversion chain (Pf'C), a data acquisition block, and a
transmitter. The PCC, which is enclosed in the shaded box of
Fig. I, is composed of a resonance tank, a rectifier and a
voltage regulator. The resonance tank is tuned to 1 MHz, which
is the carrier frequency of the inductive link. Further in the
chain, the voltage rectifier extracts the DC component from the
carrier. Finally, the voltage regulator filters out residual ripples.
The voltage regulator is a critical element of the PCC,
which should exhibit high PSRR at carrier frequency, low
standby current, low drop-out voltage, monolithic integration,
Fig I . Block diagram of the wireless brain data acquisition system.
and stable operation at low load current. Moreover, the output
of the voltage regulator is used as a reference voltage for
analog blocks, where fast line and load transient responses are
also extremely important. Existing fully on-chip solutions only
partially address the aforementioned issues. The DFC
technique provides high PSRR (-30dB at 1MHz) in [2], but the
regulator is unstable at low load current. In [3] a derivative
feedback path guarantees the stability at the expense of
additional active circuitry and power consumption (65/lA).
Cascode compensation with a dynamic bandwidth boosting is
proposed in [4], which guarantees stability over the full range
of alternating load current, at the cost of increased power
penalty.
In this paper, we demonstrate that a symmetric single-ended
cascode compensation technique can be used to stabilize the
regulator over the full range of alternating load current, thereby
eluding the need of a dynamic bandwidth boosting technique
[4] or any additional active circuitry [3]. In order to minimize
the ground current, optimum pole-zero allocation of the loop
gain transfer function has been investigated in time domain
rather than in the frequency domain. Moreover, a novel
technique is introduced to enhance the PSRR beyond the
performance which can be achieved by regular cascode
compensation technique.
This paper is organized as follows. Section II describes the
proposed voltage regulator, section III presents measurement
results, and section IV concludes the paper.
The authors gratefully acknowledge the support of the Swiss NSF, under
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It is quite obvious that by increasing the load current, gmp,
the zeros are moved to high frequencies at the same rate.
Where gmZ and gmp are the transconductances of MZb and Ms,
respectively, and Cl accounts for the parasitic capacitance at
node XZb' Increasing the load current, gmp, the RHP zero and the
non-dominant pole formed at the circuit output move to higher
frequencies, while the unity-gain frequency and the LHP zero
remain almost unchanged. Indeed, the injection of excess phase
slows down the transient response. Using CeZ=Ce], the resultant
transfer function sees its poles remaining unchanged, while
zeros move to the following symmetrical locations:
(3)
(a)
, ,
where Po is the feedback factor (here 0.5), Tz1 and Tz2 are time
constants related to the symmetric zeros calculated in (2). The
extra parameters are expressed in (4), where RL and CL are the
effective output resistance and capacitance respectively,
resistance rl is the small-signal output resistance at node XZb,
and gml is the transconductance of Mla.b-
Fig 2. (a) Architecture of the fully on-chip voltage regulator, (b) Circuit
schematic of the first stage.
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Therefore, increasing the load current has a negligible effect on
the phase margin and the related transient response.
B. Design Methodology
As the output of the voltage regulator is used as a reference
voltage for analog blocks, the transient response and settling
behavior are very important. Special considerations are
necessary to find an optimum solution in terms of power and
speed. In this study, a time-domain design methodology is
developed, which results in minimum power consumption for a
desired settling behavior. The closed-loop transfer function is
analyzed in order to characterize the transient response of the
regulator as follows.
(I)
II. PROPOSED VOLTA GE REGULATOR
Fig. 2(a) shows the architecture of the fully on-chip voltage
regulator. No external component is required in this
architecture, which reduces the total cost and facilitates the
regulator implantation in-vivo. The supply voltage denoted as
Vripple is provided by the rectifier output, and can be as low as
2.1V. Two-stage cascaded regulation is used to improve PSRR,
including two on-chip 100pF MOS capacitors. Both stages are
identical; they only differ in reference voltages VREFl and
VREFZ' A bandgap reference circuit [5] with dynamic start-up
and power-on reset circuitry is used to generate the required
reference voltages and currents. The bandgap is supplied from
the regulator output, which mitigates the need for high PSRR
reference voltage generation. Subthreshold MOS transistors are
utilized as a feedback network instead of conventional poly or
N-well resistors in order to save standby current and silicon
area. Indeed, the bandgap current drained through the pass
transistors provide enough phase margin to guarantee stability,
even at no load condition.
Fig. 2(b) shows the circuit schematic of the first stage with
improved frequency compensation and PSRR. The core of the
error amplifier consists of a single-ended telescopic cascode
amplifier using Cel and MZb as compensation network, which
provides a fast derivative feedback path [4]. However, this
compensation technique creates asymmetric left-half plane
(LHP) and right-half-plane (RHP) zeros with varying load,
which degrades the transient response. Dynamic bandwidth
boosting proposed in [4] pushes these asymmetric LHP/RHP
zeros to higher frequencies when the load current increases, at
the cost of increasing ground current. Another solution to avoid
these asymmetric zeros consists of canceling the feed-forward
path created by the compensation capacitor Ce], using a
dedicated active pseudo-differentiator feedback [3] at the cost
of increased power consumption. In this work, we propose a
simple passive solution making use of CeZ as an auxiliary
compensation capacitor, without causing any power penalty.
A. Frequency Response
It can be easily shown that without auxiliary compensation
capacitor CeZ, two asymmetric zero are created in the open loop
transfer function:
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III. EXPERIMENTAL RESULTS
Fig. 3 shows the microphotograph of the active chip area of
the monolithic LDO voltage regulator, which is fabricated in a
0.181lm CMOS technology. The active chip area is
290llmx360llm and is dominated by on-chip MOS capacitors.
Fig. 4 shows the measured supply voltage gain at 2mA load
current. Without boosting, the PSRR is 33.7dB at IMHz, while
it reaches 37dB when the boosting technique is applied. The
measured improvement is 5dB less than the value predicted
from simulations, due to extra parasitic capacitance on the gate
node of the pass transistor M, in Fig. 2(b) . Fig. 5 shows the
measured supply voltage gain versus load current at 1MHz.
The PSRR improvement is preserved through the entire
dynamic range of the load current by using two-level
adaptation, with a switching point centered at 1.6mA.
Fig. 6 shows the measured load transient response when the
load current increases from OmA to 4mA within 200ns. The
settling time for 0.1% accuracy is 1.6Ils, which enables the use
of this unit as a reference voltage for an embedded lO-bit ADC.
The measured load regulation is 0.7mV for a 4mA load current.
The line transient response is measured for 400 mVpop step with
21ls rise and fall time for full load condition. The worst-case
line regulation measured in this experiment is 971lV/400mV
(0.024%), which is very promising result for burst mode
powering applications such as inductively powered circuits.
current. Thus, an adaptive compensation network is required.
Its physical implementation is realized by the adaptation circuit
M6-13• A very small fraction ofthe pass current (0.1%) is copied
by M IO and is compared with the reference current of M7• If it
exceeds 1.6mA, CM2 is activated; otherwise only CM] is
operational. M6 limits the maximum short-circuit current of
Mll -12 to a reasonable value of 1.61lAat the switching point.
cgdp (I+ gmprp) cgsp
Cps = +--
gmprp gmprp (8)
{
c d no-load, gmprp » I
- gp
- 2c gdp + cgsp full-load, gmprp ~ I
,I
Fig 3. Microphotograph ofthc active chip area ofthe LOO voltage regulator.
The measured output spot noise is l.IuVIsqrt(Hz) at 100Hz
and decays to 390nV/sqrt(Hz) at 100kHz. The total current sink
from the 2.1V rectifier output is 281lA, where the major
contributor is the bandgap reference circuit which consumes
l61lA. Table I shows the summary of the results and
(4)
gml gm2gmp
Wet ~ 130 -C ' wn ~
eI CICL
I( I Clgmp (I CI) C Lgm2]
q ~;- gmpRL C
Lgm2
+ gm2'1 +Cel Clg
mp
The settling behavior is characterized by its step response
and its associated settling error [6]. The percentage settling
error at the regulator output and at a specific time ts is
expressed as follows:
-a~%ts
e
2 22 + 2 22
I I'J.t [I- 2a~ + a ~ 1- 2a~ + a ~ 2 2]=~ 1 -2~ + a~
e.", C V (-2~ +a~)Cos(OJnt,0=7) + ~ 2
Lout 1 - ~
sin( OJnt, 0=7)
where a=wcgwm Vout=1.8 V is the nominal output voltage,
hull=4 mA refers to the instantaneous full-load current drained
from the output, and tJ.t is the time it takes for the loop to react
to changes at the output. A two-step optimization process
results in C;=0.55 and a=1.1 for lO-bit accuracy (0.1% settling
error) and minimum power consumption. Given the pole-zero
locations, the optimum values of circuit parameters in (4) are
derived.
C. Power Supply Rejection Ratio (PSRR)
Cascode compensation is not only effective in terms of pole
splitting in comparison to Mi1ler compensation, but also is
beneficial in terms of PSRR. In this work, a new technique is
proposed which improves PSRR beyond the performance
which can be achieved by cascode compensation. The circuit is
shown in the shaded box of Fig. 2b. The mathematical analysis
of voltage gain from power supply to regulator output in (6)
shows that the MOSFET compensation capacitor bank CM1 and
CM2 introduces a negative time constant at node X2b and pushes
the zero to high frequencies, while it does not affect the main
frequency response of the error amplifier.
( I+~S)(I + y's)
Vout(S) gm2
H ps (S) =--- ~ gmpRL --=---...:.:..:.:::....--2,,------3"
Vdd(S) I+GIS+ G2S +G3 S
where
y' = y_(CPs . g mp rp ] r
l
+ Cps, Y=(C
gdP
+ cgsp ]'i (7)
1+ gmprp gm2 1+ gmprp
Here Cps is the equivalent compensation capacitor formed by
CM1 and CMz, cgsp and Cgdp are the parasitic gate capacitances of
the pass transistor Mp. Without compensation (Cps=O and Yr'),
the dominant zero is determined by the time constant y. When
the compensation technique is applied, the negative time
constant formed by Cps is subtracted from the time constant of
the dominant zero. Consequently, the dominant zero is moved
to higher frequencies resulting in higher roll-up frequency. The
optimum value of Cps tracks the time constant represented by Y
under process and load variations, which is expressed in (8).
Obviously, the optimum value of Cps depends on the load
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Pa ram eter 121" 131 This work
Technologv (CMOS) 0.6/lm 0.35l1m 0. I8 /lm
droo voltage (mV) 200 200 300
Ground Current 38JlA 65!lA 28JlA
Bandgap incl uded yes No yes
Load Regulation - 40 mV/50 mA 0.7mV/4 mA
Line Regulation 0.15% 0.3% 0.024%(LlV",iLl V;n)%
Stabilitv Range 1,> IOmA Full load Full load
Settling time 2 us 15 us 1.6 us
Accuracv Not mentioned Not mentioned 10-bit
PSRR@ ~ -60 dB -57 dB -70 dBIMHz -30 dB - -37 dB
Spot Noise@~ 1.8 JlVNHz 4.6 JlVNH z 1.1 JlVNHz
100kHz 380 nV/,)Hz 630 nV/,)Hz 390 nV/,)Hz
Active Chip Area 568 11m x 54 111m 538 11m x 538 11m 290 l1m x 360 l1m
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TABLE I SUMMARY OFTilE RESULTS ANDCOMPARISON WITII OTHERWORKS
IV. CONCLUSION
A fully on-chip LOa voltage regulator for remotely
powered cortical implants is presented. The regulator circuit
design features and improved symmetric single-ended cascode
compensation, which guarantees the stability through the full
load current range. Moreover, a novel technique is introduced
to boost the PSRR compared to conventional cascode
compensation technique. A load regulation of 0.175V/A and a
line regulation of 0.024% have been measured. The regulator is
stable through the full load range and settles within 10-bit
accuracy of the nominal voltage within 1.61ls when stimulated
by the full load current. The PSRR at IMHz is measured at 37
dB using the proposed PSRR booster circuit. The regulator is
fabricated in a 0.181lm CMOS technology and drains 281lA
from the supply. The active chip area is 0.105 mm". With these
characteristics, the presented regulator is uniquely suitable for
implanted applications where highly accurate and stable
reference voltages are needed.
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comparison with the state-of-the-art published on-chip voltage
regulators, demonstrating the usefulness of the proposed
regulator for implantable applications, where demand low-
power and small silicon area, high PSRR, and good line/load
regulation.
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Fig 6. Measured load transient response when load current increases from
OmAto 4mA within 200ns.
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